Có 60+ tài liệu thuộc chủ đề "Hành trình mạng không dây"
tailieu.vn Xem trực tuyến Tải xuống
In LOC test method V2 is obtained through the combinational logic of the circuit by setting SE D 0.. In practice, the following advantages and disadvantages of the LOS and LOC test methods have been observed. Fault coverage using LOC tests is independent of the number of scan chains used. In order to reduce the impact of the size of....
tailieu.vn Xem trực tuyến Tải xuống
This means that E-FC and O-FC can be used as lower and upper bounds of the exact fault coverage G-FC for large circuits for which G-FC cannot be computed.. It is based on an electrical analysis and construction of analogue detection intervals (ADIs) at fault site and the propagation of the ADIs to the outputs of the circuit. Figure 4.1...
tailieu.vn Xem trực tuyến Tải xuống
The first part of the condition is true, if there is an event on line a , and the second part is true, if the final value of a is different from the current value of line b. However, the main motivation of the previous works was more related to test gen- eration than to diagnosis. If the condition of...
tailieu.vn Xem trực tuyến Tải xuống
In this condition, one of the two f-cells (usually denoted by the generic address v) is the victim cell where the effect of the faulty behavior manifests, while the second cell (usually denoted by the generic address a ) is the aggressor cell, responsible with the victim for producing the faulty behavior. No cell accessed: the state of the cells...
tailieu.vn Xem trực tuyến Tải xuống
(2001) is based on reducing the oper- ating frequency of the scan cells during scan shifting without modifying the total test time. For this purpose, a clock whose speed is half of the normal (functional) clock speed is used to activate one half of the scan cells (referred to as “Scan Cells A” in Fig. 7.11) during one clock cycle...
tailieu.vn Xem trực tuyến Tải xuống
For detection techniques targeting single errors, the main functional constraint is that the various outputs of the circuit should be produced by independent circuits (slices), i.e., circuits that have no common link except possibly input connections.. (b) checkers located at the end of the lines.. Checkers located at the end of the lines.. To make the detection of all the...
tailieu.vn Xem trực tuyến Tải xuống
Nicolescu/Model-Based Design for Embedded Systems 67842_C000 Finals Page i 2009-10-13. Model-Based Design for Embedded Systems. Nicolescu/Model-Based Design for Embedded Systems 67842_C000 Finals Page ii 2009-10-13. Model-Based Design for Embedded Systems, edited by Gabriela Nicolescu and Pieter J. Mosterman Model-Based Testing for Embedded Systems,. Nicolescu/Model-Based Design for Embedded Systems 67842_C000 Finals Page iii CRC Press is an imprint of the. Nicolescu/Model-Based...
tailieu.vn Xem trực tuyến Tải xuống
The first idea was to extend well-known results of the classical scheduling theory to distributed sys- tems. In [12], a more general approach to extend the concepts of the classical scheduling theory to distributed systems was presented. Intentionally, this example is extremely simple in terms of the underlying hardware platform and the application model. The architecture of the system is...
tailieu.vn Xem trực tuyến Tải xuống
a translation of the binary code into the SystemC code generates a fast code compared to an interpreting ISS, as no decoding of instructions is needed and the generated SystemC code can be easily used within a SystemC simulation environment. Figure 2.6 shows an overview of the approach.. After that, our back-annotation tool reads the object file and a description...
tailieu.vn Xem trực tuyến Tải xuống
This can be addressed with a more detailed analysis of the task control flow, as is done in [1,39], which provides bounds on the minimum distances between any n requests of an activation of that task. Many processors, and some of the most commonly used, allow tasks to perform coprocessor or memory accesses by offering a multi-cycle operation that stalls...
tailieu.vn Xem trực tuyến Tải xuống
Figure 4.1 shows the model of a train in the editor of U PPAAL . Listing 4.1 shows the global declaration of the model with the channel. View of the train template in the editor.. In this case, having in the system decla- ration system Gate, Train. View of a simulation of the train-gate model showing the gate and one...
tailieu.vn Xem trực tuyến Tải xuống
these layers for a very simple example of an embedded system, which will be used to explain the aspects of the model throughout the chapter.. The setup of the network between processing elements must also be specified, and is part of the platform.. The top level of the embedded system consists of an application mapped onto an execution platform. We...
tailieu.vn Xem trực tuyến Tải xuống
This information is used to determine a probabilistic measure of the number of bit errors in the received message. The server ensures that the task(s) executing within the server can never occupy more than the U s of the total CPU bandwidth.. The first and second rules limit the bandwidth of the task(s) executing in the server. The third rule...
tailieu.vn Xem trực tuyến Tải xuống
Our most recent developments in MultiFlex are mostly focused on the support of the streaming programming model, as well as its interaction with the client–server model. MultiFlex supports an iterative process, using initial mapping results to guide the stepwise refinement and optimization of the application-to- platform mapping. An overview of the MultiFlex toolset, which supports the client–server and streaming programming...
tailieu.vn Xem trực tuyến Tải xuống
To support a new target architecture in the proposed workflow, we have to add translation rules of the generic API to the translator, make a target- specific-OpenMP-translator for data parallel tasks, and apply the generation rule of task scheduling codes tailored for the target OS. For most generic APIs, API translation is achieved by simple redefini- tion of the API...
tailieu.vn Xem trực tuyến Tải xuống
During the partitioning and mapping of the application on the target archi- tecture, the relationship between application and architecture is defined. The result of this step is the decomposition of the application into tasks and the association between tasks and processors. The system architecture model represents a func- tional description of the application specification, combined with the parti- tioning and...
tailieu.vn Xem trực tuyến Tải xuống
terms of the resulting language. Further, this service-based formalism became the foundation of the second generation of the M ETROPOLIS environment, covered in Section 10.4.. In contrast, M ETROPOLIS , with its formal semantics, automatically generates verification models for all the lev- els of the design [15].. The analysis time tends to grow linearly with the trace size, while the...
tailieu.vn Xem trực tuyến Tải xuống
The type of the processing element may be changed easily to provide the necessary balance between the speed of simulation and the required pre-simulation effort.. The data is collected for each of the three scheduling algorithms.. Many of the execution times are similar and the graph shows that there are essentially four performance groupings.. It may be a goal of...
tailieu.vn Xem trực tuyến Tải xuống
The high-level description of the DSP application is analyzed and com- putationally intensive DSP kernels are identified.. The identified DSP kernels or parts of the DSP kernels are mapped on one or multiple M ONTIUM TPs that are available in a SoC. Depending on the layout of the SoC in which the M ONTIUM processing tiles are applied, the M...
tailieu.vn Xem trực tuyến Tải xuống
The “PLBv46 slave” and “PLBv46 master burst” blocks are stan- dard IP components and all blocks except the DCR slave block are part of the bridge. Bus macros are implicitly present on all signals crossing the bound- ary of the reconfigured region.. The design of the socket is based on partitioning the Xilinx “PLBv46 PLBv46 bridge” IP [23], as shown...